]> git.dujemihanovic.xyz Git - u-boot.git/commit
projects / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 05e2548) | patch
riscv: dts: add dts for unmatched rev1
authorZong Li <zong.li@sifive.com>
Wed, 30 Jun 2021 15:23:49 +0000 (23:23 +0800)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Tue, 6 Jul 2021 12:24:26 +0000 (20:24 +0800)
commitffe9a394df0cf4ec14331ce425938409289e5780
tree60ad27dd353058c7c9de033cab69a3186d7b61c3tree | snapshot
parent05e254862f201ae93fdf1f2e4fc0de203d25d325commit | diff
riscv: dts: add dts for unmatched rev1

The difference between unmatched rev3 and rev1 is DDR timing, the rev3
uses 1866 MT/s for 16GiB, and rev1 uses 2133 MT/s for 8GiB.

Signed-off-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
arch/riscv/dts/Makefile diff | blob | history
arch/riscv/dts/fu740-hifive-unmatched-a00-ddr-rev1.dtsi [new file with mode: 0644] blob
arch/riscv/dts/hifive-unmatched-a00-rev1-u-boot.dtsi [new file with mode: 0644] blob
arch/riscv/dts/hifive-unmatched-a00-rev1.dts [new file with mode: 0644] blob
My U-Boot fork