From: Yanhong Wang Date: Wed, 29 Mar 2023 03:42:18 +0000 (+0800) Subject: riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC X-Git-Url: http://git.dujemihanovic.xyz/login.html?a=commitdiff_plain;h=2f5fad0b0ddcdab6deeeda94859bcd93605d1784;p=u-boot.git riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC Add Kconfig to select the basic functions for StarFive JH7110 SoC. Signed-off-by: Yanhong Wang Tested-by: Conor Dooley --- diff --git a/arch/riscv/cpu/jh7110/Kconfig b/arch/riscv/cpu/jh7110/Kconfig new file mode 100644 index 0000000000..3f145415eb --- /dev/null +++ b/arch/riscv/cpu/jh7110/Kconfig @@ -0,0 +1,28 @@ +# SPDX-License-Identifier: GPL-2.0+ +# +# Copyright (C) 2022 StarFive Technology Co., Ltd. + +config STARFIVE_JH7110 + bool + select ARCH_EARLY_INIT_R + select CLK_JH7110 + select CPU + select CPU_RISCV + select RAM + select RESET_JH7110 + select SUPPORT_SPL + select SPL_RAM if SPL + select SPL_STARFIVE_DDR + select PINCTRL_STARFIVE_JH7110 + imply MMC + imply MMC_BROKEN_CD + imply MMC_SPI + imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE) + imply SIFIVE_CACHE + imply SIFIVE_CCACHE + imply SMP + imply SPI + imply SPL_CPU + imply SPL_LOAD_FIT + imply SPL_OPENSBI + imply SPL_SIFIVE_CLINT