From: Fabio Estevam Date: Tue, 29 Oct 2013 17:46:21 +0000 (-0200) Subject: video: ipu_disp: Fix clock polarity logic X-Git-Url: http://git.dujemihanovic.xyz/login.html?a=commitdiff_plain;h=2740e5de4f3cd0aa36efcfe1a995fb6e3858cc97;p=u-boot.git video: ipu_disp: Fix clock polarity logic Currently the HDMI splash screen image quality on mx6solo does not show a very stable image. By comparing the IPU driver from U-boot with the one from FSL 4.1.0 BSP, we can see that there is an inverted logic for setting the DI_GEN_POL_CLK bit. >From FSL BSP [1] we have: if (!sig.clk_pol) di_gen |= DI_GEN_POLARITY_DISP_CLK; Applying the same logic into U-boot fixes the HDMI image stability. [1] git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/drivers/mxc/ipu3/ipu_disp.c?h=imx_3.0.35_4.1.0 Signed-off-by: Fabio Estevam Tested-by: Eric Nelson Acked-by: Eric Nelson Acked-by: Stefano Babic --- diff --git a/drivers/video/ipu_disp.c b/drivers/video/ipu_disp.c index 2e913561d0..22ac1429ba 100644 --- a/drivers/video/ipu_disp.c +++ b/drivers/video/ipu_disp.c @@ -1178,7 +1178,7 @@ int32_t ipu_init_sync_panel(int disp, uint32_t pixel_clk, if (sig.Vsync_pol) di_gen |= DI_GEN_POLARITY_3; - if (sig.clk_pol) + if (!sig.clk_pol) di_gen |= DI_GEN_POL_CLK; }