]> git.dujemihanovic.xyz Git - u-boot.git/commit
projects / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 73a3f51) | patch
riscv: cpu: check U-Mode before counteren write
authorNikita Shubin <n.shubin@yadro.com>
Wed, 14 Dec 2022 05:58:43 +0000 (08:58 +0300)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Wed, 1 Feb 2023 08:17:13 +0000 (16:17 +0800)
commit81b56a55c21cf3de3e8faa4de3830a9036bf3e5c
tree71fa3178e46d5e00e95163f4409cbdca4ee093b8tree | snapshot
parent73a3f5139182a0389d505bf29b0ad4bc29424cf8commit | diff
riscv: cpu: check U-Mode before counteren write

The Priv ISA states:
"In systems without U-mode, the mcounteren register should
not exist."

Check U-Mode is present in MISA before writing to counteren, otherwise
we endup with Illegal Instruction exception on systems without U-Mode.

Also make checking MISA default for M-Mode.

Signed-off-by: Nikita Shubin <n.shubin@yadro.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
arch/riscv/cpu/cpu.c diff | blob | history
My U-Boot fork