From: Tom Rini Date: Wed, 9 Oct 2024 15:02:22 +0000 (-0600) Subject: Merge patch series "spi-nor: Add parallel and stacked memories support" X-Git-Url: http://git.dujemihanovic.xyz/html/index.html?a=commitdiff_plain;h=f8efc68b30e29360f7a419fe4968432179d7368b;p=u-boot.git Merge patch series "spi-nor: Add parallel and stacked memories support" Venkatesh Yadav Abbarapu says: This series adds support for Xilinx qspi parallel and stacked memeories. In parallel mode, the current implementation assumes that a maximum of two flashes are connected. The QSPI controller splits the data evenly between both the flashes so, both the flashes that are connected in parallel mode should be identical. During each operation SPI-NOR sets 0th bit for CS0 & 1st bit for CS1 in nor->flags. In stacked mode the current implementation assumes that a maximum of two flashes are connected and both the flashes are of same make but can differ in sizes. So, except the sizes all other flash parameters of both the flashes are identical. Spi-nor will pass on the appropriate flash select flag to low level driver, and it will select pass all the data to that particular flash. Write operation in parallel mode are performed in page size * 2 chunks as each write operation results in writing both the flashes. For doubling the address space each operation is performed at addr/2 flash offset, where addr is the address specified by the user. Similarly for read and erase operations it will read from both flashes, so size and offset are divided by 2 and send to flash. --- f8efc68b30e29360f7a419fe4968432179d7368b