arm: socfpga: stratix10: Add timer support for Stratix10 SoC

Add timer support for Stratix SoC

Signed-off-by: Chin Liang See <chin.liang.see@intel.com>
Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
Reviewed-by: Marek Vasut <marex@denx.de>

diff --git a/arch/arm/mach-socfpga/Makefile b/arch/arm/mach-socfpga/Makefile
index 3131949d68b2d6a76ce4f7a25fbc14b368e13cdc..654999cdf680eef370a278d60a3658c7f1caf040 100644 (file)
--- a/arch/arm/mach-socfpga/Makefile
+++ b/arch/arm/mach-socfpga/Makefile
@@ -9,7 +9,6 @@ obj-y   += board.o
 obj-y  += clock_manager.o
 obj-y  += misc.o
 obj-y  += reset_manager.o
-obj-y  += timer.o
 
 ifdef CONFIG_TARGET_SOCFPGA_GEN5
 obj-y  += clock_manager_gen5.o
@@ -17,6 +16,7 @@ obj-y += misc_gen5.o
 obj-y  += reset_manager_gen5.o
 obj-y  += scan_manager.o
 obj-y  += system_manager_gen5.o
+obj-y  += timer.o
 obj-y  += wrap_pll_config.o
 obj-y  += fpga_manager.o
 endif
@@ -26,6 +26,7 @@ obj-y += clock_manager_arria10.o
 obj-y  += misc_arria10.o
 obj-y  += pinmux_arria10.o
 obj-y  += reset_manager_arria10.o
+obj-y  += timer.o
 endif
 
 ifdef CONFIG_TARGET_SOCFPGA_STRATIX10
@@ -35,6 +36,7 @@ obj-y += misc_s10.o
 obj-y  += mmu-arm64_s10.o
 obj-y  += reset_manager_s10.o
 obj-y  += system_manager_s10.o
+obj-y  += timer_s10.o
 obj-y  += wrap_pinmux_config_s10.o
 obj-y  += wrap_pll_config_s10.o
 endif

diff --git a/arch/arm/mach-socfpga/timer_s10.c b/arch/arm/mach-socfpga/timer_s10.c
new file mode 100644 (file)
index 0000000..5723789
--- /dev/null
+++ b/arch/arm/mach-socfpga/timer_s10.c
@@ -0,0 +1,26 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2017-2018 Intel Corporation <www.intel.com>
+ *
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/timer.h>
+
+/*
+ * Timer initialization
+ */
+int timer_init(void)
+{
+       int enable = 0x3;       /* timer enable + output signal masked */
+       int loadval = ~0;
+
+       /* enable system counter */
+       writel(enable, SOCFPGA_GTIMER_SEC_ADDRESS);
+       /* enable processor pysical counter */
+       asm volatile("msr cntp_ctl_el0, %0" : : "r" (enable));
+       asm volatile("msr cntp_tval_el0, %0" : : "r" (loadval));
+
+       return 0;
+}